98.218.226.248: /* Verilog Define Statements */ Define notes added

2009-11-22T15:09:43Z

Verilog Define Statements: Define notes added

@@ Line 3: / Line 3: @@
 == Verilog Define Statements ==
-Lorem Ipsum
+Verilog provides a text macro substitution facility.  This may be useful for defining constants, opcodes, or with conditional compilation.  To define a text macro, use the define keyword.
 == Verilog Events ==

Williamgibb at 15:56, 20 November 2009

2009-11-20T15:56:06Z

2009-11-20T15:53:29Z

Created page with 'Placeholder... == Verilog Define Statements == Lorem Ipsum == Verilog Events == Lorem Ipsum == Verilog Tasks == Lorem Ipsum'

New page

Placeholder...

== Verilog Define Statements ==

Lorem Ipsum

== Verilog Events ==

Lorem Ipsum

== Verilog Tasks ==

Lorem Ipsum